A low-cost DAC BIST structure using a resistor loop
نویسندگان
چکیده
منابع مشابه
A low-cost DAC BIST structure using a resistor loop
This paper proposes a new DAC BIST (digital-to-analog converter built-in self-test) structure using a resistor loop known as a DDEM ADC (deterministic dynamic element matching analog-to-digital converter). Methods for both switch reduction and switch effect reduction are proposed for solving problems related to area overhead and accuracy of the conventional DAC BIST. The proposed BIST modifies ...
متن کاملA low-cost pH Sensor Based on RuO2 Resistor Material
Fresh water deficiency caused by climate change calls for employing novel measures to ensure safety of drinking water supply. Wireless sensor networks can be used for monitoring hydrological conditions across wide area, allowing flow forecasting and early detection of pollutants. While there are no fundamental technological obstacles to implementation of large area sensor networks, their feasib...
متن کاملNoise-Tolerant DAC BIST Scheme Using Integral Calculus Approach
This paper proposes a built-in self-test (BIST) scheme for noise-tolerant testing of a digital-to-analogue converter (DAC). The proposed BIST calculates the differences in output voltages between a DAC and test modules. These differences are used as the inputs of an integrator that determines integral nonlinearity (INL). The proposed method has an advantage of random noise cancelation and achie...
متن کاملComputer Network Time Synchronization using a Low Cost GPS Engine
Accurate and reliable time is necessary for financial and legal transactions, transportation, distribution systems, and many other applications. Time synchronization protocols such as NTP (the Network Time Protocol) have kept clocks of such applications synchronized to each other for many years. Nowadays there are many commercial GPS based NTP time server products at the market but they almost ...
متن کاملA Low-Cost Jitter Measurement Technique for BIST Applications
In this paper, we present a BIST technique that measures the RMS value of a Gaussian distribution period jitter. In the proposed approach, the signal under test is delayed by two different delay values and the probabilities it leads the two delayed signals are measured. The RMS jitter can then be derived from the probabilities and the delay values. Behavior and circuit simulations are performed...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: PLOS ONE
سال: 2017
ISSN: 1932-6203
DOI: 10.1371/journal.pone.0172331